Job opportunity
Engineering - RTL Design Engineer 5
LanceSoft Inc
Job Description Job Description Job Description:
JOB DUTIES:
Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical implementation.
EDUCATION:
Bachelor's or Master's in Computer Engineering. 10 years of experience.
#J-18808-Ljbffr
Apply on source site JOB DUTIES:
Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical implementation.
EDUCATION:
Bachelor's or Master's in Computer Engineering. 10 years of experience.
#J-18808-Ljbffr