Job opportunity
Digital Design Engineer for AI SoC
Tenstorrent
Elevate your engineering career with Tenstorrent as a Digital Design Engineer specializing in high-performance AI SoC. In this hybrid role, you will help architect next-gen solutions for advanced compute workloads.
Join Tenstorrent's dynamic team, where innovation drives performance and cost efficiency in AI technology. This Staff Digital Design Engineer position seeks individuals with expertise in RTL design, microarchitecture, and performance optimization. Your contributions will play a vital role in developing custom IP blocks and SoC components that redefine industry standards.
Key Responsibilities:
• Define and implement custom IP and SoC architecture
• Optimize designs for power, performance, and area (PPA)
• Collaborate on validation processes using emulation and FPGA
• Support backend teams with synthesis and timing closure
• Contribute to designs with heavy compute or memory interconnect
Requirements:
• Expertise in RTL development using Verilog or VHDL
• Knowledge of ASIC flows and computer architecture
• Experience with on-chip fabric and interconnect designs
• Familiarity with performance-aware design decision making
• Strong collaborative and technical skills
Bring your digital design expertise and passion for innovation to Tenstorrent, where your skills will directly influence the future of AI technology.
#J-18808-Ljbffr
Apply on source site Join Tenstorrent's dynamic team, where innovation drives performance and cost efficiency in AI technology. This Staff Digital Design Engineer position seeks individuals with expertise in RTL design, microarchitecture, and performance optimization. Your contributions will play a vital role in developing custom IP blocks and SoC components that redefine industry standards.
Key Responsibilities:
• Define and implement custom IP and SoC architecture
• Optimize designs for power, performance, and area (PPA)
• Collaborate on validation processes using emulation and FPGA
• Support backend teams with synthesis and timing closure
• Contribute to designs with heavy compute or memory interconnect
Requirements:
• Expertise in RTL development using Verilog or VHDL
• Knowledge of ASIC flows and computer architecture
• Experience with on-chip fabric and interconnect designs
• Familiarity with performance-aware design decision making
• Strong collaborative and technical skills
Bring your digital design expertise and passion for innovation to Tenstorrent, where your skills will directly influence the future of AI technology.
#J-18808-Ljbffr