Job opportunity
Lead High-Speed Analog Layout Engineer (BiCMOS)
Ciena
Ciena, the global leader in high-speed connectivity, seeks an experienced analog layout engineer in Ottawa, Canada. You will lead block and macro layout, perform feasibility studies across topologies, and ensure reliability with physical verification.
The role emphasizes collaboration with analog designers, mentoring junior engineers, and delivering high-performance BiCMOS/CMOS layouts for next-generation optical modem solutions.
#J-18808-Ljbffr
Apply on source site The role emphasizes collaboration with analog designers, mentoring junior engineers, and delivering high-performance BiCMOS/CMOS layouts for next-generation optical modem solutions.
#J-18808-Ljbffr